久久精品电影还看视频,久青青视频精品免费观看,亚洲国产精品二区三区,曰肥老太视频日本

崗位職責(zé):1.Develop advanced standard cell and GPIO libraries on advanced process technologies (6nm, 7nm, 12/16nm, 22/28nm, etc.)2.Take challenging tasks from circuit design to SOC design to achieve world-class PPA performance (high-performance, low-power, and area-effective)任職要求:1.Good knowledge of circuits design. Experience in digital circuit or analog design is preferred. 2.Experience in Cadence/Synopsys/Mentor EDA tools and Linux/Unix environment is preferred3.CAD and script capability such as Python/Perl/Shell is preferred.4.Solid understanding of device scaling challenges and circuit-process technology interactions applicable for advanced FinFET nodes is a plus.5.Experience in reliability (EM, high-temperature aging effects, etc.) is a plus6.Self-motivated and hard work. 職能類別：硬件工程師